summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMason Reed <mason@vector35.com>2024-08-22 12:42:33 -0400
committermason <35282038+emesare@users.noreply.github.com>2024-08-27 11:16:59 -0700
commit937c3304518e6a42fd6fc34bc93b1a65f4f752d7 (patch)
tree92d0bc9a9bae551a9374c9880208874bcfc8541d
parentde23abd02ab27b6623656ed04e9b62d4dc1361b7 (diff)
Remove duplicate conditional checks in v_ lifts
-rw-r--r--arch/armv7/il.cpp8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/armv7/il.cpp b/arch/armv7/il.cpp
index 5fbbb729..0b314f20 100644
--- a/arch/armv7/il.cpp
+++ b/arch/armv7/il.cpp
@@ -4874,7 +4874,7 @@ bool GetLowLevelILForArmInstruction(Architecture* arch, uint64_t addr, LowLevelI
il.DivUnsigned(get_register_size(op2.reg), ReadRegisterOrPointer(il, op2, addr), ReadRegisterOrPointer(il, op3, addr))));
break;
case ARMV7_VADD:
- if((instr.dataType != DT_F32) && (instr.dataType != DT_F32) && (instr.dataType != DT_F64))
+ if((instr.dataType != DT_F32) && (instr.dataType != DT_F64))
break;
ConditionExecute(il, instr.cond,
@@ -4887,7 +4887,7 @@ bool GetLowLevelILForArmInstruction(Architecture* arch, uint64_t addr, LowLevelI
);
break;
case ARMV7_VDIV:
- if((instr.dataType != DT_F32) && (instr.dataType != DT_F32) && (instr.dataType != DT_F64))
+ if((instr.dataType != DT_F32) && (instr.dataType != DT_F64))
break;
ConditionExecute(il, instr.cond,
@@ -4935,7 +4935,7 @@ bool GetLowLevelILForArmInstruction(Architecture* arch, uint64_t addr, LowLevelI
}
break;
case ARMV7_VMUL:
- if((instr.dataType != DT_F32) && (instr.dataType != DT_F32) && (instr.dataType != DT_F64))
+ if((instr.dataType != DT_F32) && (instr.dataType != DT_F64))
break;
ConditionExecute(il, instr.cond,
@@ -4957,7 +4957,7 @@ bool GetLowLevelILForArmInstruction(Architecture* arch, uint64_t addr, LowLevelI
});
break;
case ARMV7_VSUB:
- if((instr.dataType != DT_F32) && (instr.dataType != DT_F32) && (instr.dataType != DT_F64))
+ if((instr.dataType != DT_F32) && (instr.dataType != DT_F64))
break;
ConditionExecute(il, instr.cond,