summaryrefslogtreecommitdiff
path: root/arch/riscv
diff options
context:
space:
mode:
authorMason Reed <mason@vector35.com>2025-05-09 14:00:38 -0400
committerMason Reed <35282038+emesare@users.noreply.github.com>2025-05-12 17:45:24 -0400
commit2a9beeec15d3f32312a0c4f8ad5ddbcfcbc97a89 (patch)
tree5562dd4acafb32f6e9826a4247f910507cec4c8d /arch/riscv
parent6617b0afa09f549d0a5c9c53063f3ad8ab82b7e4 (diff)
[Rust] Support SSA form properly in low level IL
Diffstat (limited to 'arch/riscv')
-rw-r--r--arch/riscv/src/lib.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/riscv/src/lib.rs b/arch/riscv/src/lib.rs
index da4c3115..f43f9bd3 100644
--- a/arch/riscv/src/lib.rs
+++ b/arch/riscv/src/lib.rs
@@ -2884,7 +2884,7 @@ impl FunctionRecognizer for RiscVELFPLTRecognizer {
LowLevelILInstructionKind::SetReg(r) => match r.source_expr().kind() {
LowLevelILExpressionKind::Load(l) => {
let target_reg = r.dest_reg();
- let entry = match l.source_mem_expr().kind() {
+ let entry = match l.source_expr().kind() {
LowLevelILExpressionKind::Reg(lr) if lr.source_reg() == auipc_dest => {
plt_base
}