summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Collapse)Author
2024-06-19Add data_variable_at_address and fixed the type propagation issue in riscvZichuan Li
2024-06-13[arm64]: fix broken compilation on windowsGalen Williamson
no Elvis operator ?:( api\arch\arm64\il.cpp(894): error C2059: syntax error: ':' api\arch\arm64\il.cpp(1839): error C7555: use of designated initializers requires at least '/std:c++20'
2024-06-13[arm64] fixed lifting for LDADD*, filled in lifting for alias STADD*, fixed ↵Galen Williamson
tests for recently added system registers dczid_el0 and ctr_el0; fixes #5603
2024-06-13[arm64] fixes and improvements to test_gen.pyGalen Williamson
2024-06-12Disassemble SFENCE.VM instructionMason Reed
2024-06-11More descriptive error for TP-relative reloc.Alexander Taylor
2024-06-11Add some missing arm64 system registersJosh Ferrell
2024-06-11Fix lifting of pair load operations when first and third operand are equal ↵Josh Ferrell
and reduce code duplication
2024-05-31improve efficiencyZichuan Li
2024-05-31Fixed type propagation issue in AARCH64 and MIPSZichuan Li
Previously, prtinf type library is not being appropriately applied. #3092
2024-05-30[arm64] lift scvtfGalen Williamson
* only scalar variants for integer and floating point * updated arm64test.py for scvtf * removed intrinsics for scvtf, scalar integer and floating point variants
2024-05-29improve lifting of arm64 CSET instruction per Vector35/binaryninja-api#5134Galen Williamson
2024-05-29Fix crash when reopening a binary with a valid X86_64_RELOC_SUBTRACTOR entryJosh Ferrell
2024-05-24arch: multiple delay slot support, suppress spurious mips warningRyan Snyder
2024-05-01riscv: account for minor rust API updatesRyan Snyder
2024-04-25Recognize uClibc MIPS ELF PLT entriesJosh Ferrell
2024-04-12Prevent slowdown when compiling with clang on not macJosh Ferrell
2024-04-10Update xed to v2024.04.01Xusheng
2024-04-09riscv : Remove uses of BnString per #5244KyleMiles
2024-04-08Fix lifting for movs* and stos* instructions.Brian Potchik
2024-03-26added lifting for EXTSW LD LDU LDUX LDX SLD SRAD SRADI SRD STD STDU STDUX STDXGalen Williamson
2024-03-25[arch-x86] improve lifting for *movd* and *movq* instructionsGalen Williamson
2024-03-22Remove FloatTruncate as its implied by 'FloatToInt'Peter LaFosse
2024-03-21Update to Rust 1.77Rusty Wagner
2024-03-20Implement Hash, PartialEq & Eq for riscv Registermason
2024-03-15Separate local variable tokens in higher level ILs from stack variable ↵Rusty Wagner
tokens in lower levels, and improve token usage in disassembly
2024-03-14Update to Rust 1.76Rusty Wagner
2024-03-12moved over from https://github.com/Vector35/arch-armv7/pull/81Galen Williamson
2024-03-08Fix RISC-V CSRRW, CSRRS, and CSRRC instr disassPete Dietl
Make the CSR instructions show the CSR 12-bit immediate operand as an unsigned integer. This is a special case of the I-instruction format, where it is same except that the 12-bit immediate is treated as unsigned rather than signed.
2024-03-08Fix X86_64_RELOC_UNSIGNED not handling external symbolsVisual Ehrmanntraut
Signed-off-by: Visual Ehrmanntraut <30368284+VisualEhrmanntraut@users.noreply.github.com>
2024-03-05Move architecture modules into the API repoRusty Wagner
2024-02-01RISC-V: Fix disassembly of compressed JAL instructionPete Dietl
Change integer register involved via compressed JAL instruction from 0 (x0 (zero)) to 1 (x1 (ra))
2024-01-04Add RISC-V relocations required by Linux kernel modulesRusty Wagner
2024-01-04Add RISC-V architecture pluginRusty Wagner