summaryrefslogtreecommitdiff
path: root/arch/arm64/disassembler/sysregs_gen.c
blob: d9ec819f9750472c4766c0966b7cb07d11f26187 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
/* GENERATED FILE - DO NOT MODIFY - SUBMIT GITHUB ISSUE IF PROBLEM FOUND */

#include <stddef.h>

#include "sysregs_gen.h"

/* must parallel has_system_register_name() from the decode side */
bool has_system_register_name(enum SystemReg sr)
{
	switch(sr)
	{
	case REG_EDSCR:
	case REG_EDPRCR:
	case REG_UAOIMM:
	case REG_PANIMM:
	case REG_SPSELIMM:
	case REG_DITIMM:
	case REG_SVCRIMM:
	case REG_ICIALLUIS:
	case REG_ICIALLU:
	case REG_DCIVAC:
	case REG_DCISW:
	case REG_ATS1E1R:
	case REG_ATS1E1W:
	case REG_ATS1E0R:
	case REG_ATS1E0W:
	case REG_DCCSW:
	case REG_DCCISW:
	case REG_TLBIVMALLE1IS:
	case REG_TLBIVAE1IS:
	case REG_TLBIASIDE1IS:
	case REG_TLBIVAAE1IS:
	case REG_TLBIVALE1IS:
	case REG_TLBIVAALE1IS:
	case REG_TLBIVMALLE1:
	case REG_TLBIVAE1:
	case REG_TLBIASIDE1:
	case REG_TLBIVAAE1:
	case REG_TLBIVALE1:
	case REG_TLBIVAALE1:
	case REG_DCZVA:
	case REG_ICIVAU:
	case REG_DCCVAC:
	case REG_DCCVAU:
	case REG_DCCIVAC:
	case REG_ATS1E2R:
	case REG_ATS1E2W:
	case REG_ATS12E1R:
	case REG_ATS12E1W:
	case REG_ATS12E0R:
	case REG_ATS12E0W:
	case REG_TLBIIPAS2E1IS:
	case REG_TLBIIPAS2LE1IS:
	case REG_TLBIALLE2IS:
	case REG_TLBIVAE2IS:
	case REG_TLBIALLE1IS:
	case REG_TLBIVALE2IS:
	case REG_TLBIVMALLS12E1IS:
	case REG_TLBIIPAS2E1:
	case REG_TLBIIPAS2LE1:
	case REG_TLBIALLE2:
	case REG_TLBIVAE2:
	case REG_TLBIALLE1:
	case REG_TLBIVALE2:
	case REG_TLBIVMALLS12E1:
	case REG_ATS1E3R:
	case REG_ATS1E3W:
	case REG_TLBIALLE3IS:
	case REG_TLBIVAE3IS:
	case REG_TLBIVALE3IS:
	case REG_TLBIALLE3:
	case REG_TLBIVAE3:
	case REG_TLBIVALE3:
	case REG_OSDTRRX_EL1:
	case REG_DBGBVR0_EL1:
	case REG_DBGBCR0_EL1:
	case REG_DBGWVR0_EL1:
	case REG_DBGWCR0_EL1:
	case REG_DBGBVR1_EL1:
	case REG_DBGBCR1_EL1:
	case REG_DBGWVR1_EL1:
	case REG_DBGWCR1_EL1:
	case REG_MDCCINT_EL1:
	case REG_MDSCR_EL1:
	case REG_DBGBVR2_EL1:
	case REG_DBGBCR2_EL1:
	case REG_DBGWVR2_EL1:
	case REG_DBGWCR2_EL1:
	case REG_OSDTRTX_EL1:
	case REG_DBGBVR3_EL1:
	case REG_DBGBCR3_EL1:
	case REG_DBGWVR3_EL1:
	case REG_DBGWCR3_EL1:
	case REG_DBGBVR4_EL1:
	case REG_DBGBCR4_EL1:
	case REG_DBGWVR4_EL1:
	case REG_DBGWCR4_EL1:
	case REG_DBGBVR5_EL1:
	case REG_DBGBCR5_EL1:
	case REG_DBGWVR5_EL1:
	case REG_DBGWCR5_EL1:
	case REG_DBGWFAR:
	case REG_OSECCR_EL1:
	case REG_DBGBVR6_EL1:
	case REG_DBGBCR6_EL1:
	case REG_DBGWVR6_EL1:
	case REG_DBGWCR6_EL1:
	case REG_DBGBVR7_EL1:
	case REG_DBGBCR7_EL1:
	case REG_DBGWVR7_EL1:
	case REG_DBGWCR7_EL1:
	case REG_DBGBVR8_EL1:
	case REG_DBGBCR8_EL1:
	case REG_DBGWVR8_EL1:
	case REG_DBGWCR8_EL1:
	case REG_DBGBVR9_EL1:
	case REG_DBGBCR9_EL1:
	case REG_DBGWVR9_EL1:
	case REG_DBGWCR9_EL1:
	case REG_DBGBVR10_EL1:
	case REG_DBGBCR10_EL1:
	case REG_DBGWVR10_EL1:
	case REG_DBGWCR10_EL1:
	case REG_DBGBVR11_EL1:
	case REG_DBGBCR11_EL1:
	case REG_DBGWVR11_EL1:
	case REG_DBGWCR11_EL1:
	case REG_DBGBVR12_EL1:
	case REG_DBGBCR12_EL1:
	case REG_DBGWVR12_EL1:
	case REG_DBGWCR12_EL1:
	case REG_DBGBVR13_EL1:
	case REG_DBGBCR13_EL1:
	case REG_DBGWVR13_EL1:
	case REG_DBGWCR13_EL1:
	case REG_DBGBVR14_EL1:
	case REG_DBGBCR14_EL1:
	case REG_DBGWVR14_EL1:
	case REG_DBGWCR14_EL1:
	case REG_DBGBVR15_EL1:
	case REG_DBGBCR15_EL1:
	case REG_DBGWVR15_EL1:
	case REG_DBGWCR15_EL1:
	case REG_MDRAR_EL1:
	case REG_OSLAR_EL1:
	case REG_OSLSR_EL1:
	case REG_OSDLR_EL1:
	case REG_DBGPRCR_EL1:
	case REG_DBGCLAIMSET_EL1:
	case REG_DBGCLAIMCLR_EL1:
	case REG_DBGAUTHSTAT_EL1:
	case REG_TRCTRACEIDR:
	case REG_TRCVICTLR:
	case REG_TRCSEQEVR0:
	case REG_TRCCNTRLDVR0:
	case REG_TRCIMSPEC0:
	case REG_TRCPRGCTLR:
	case REG_TRCQCTLR:
	case REG_TRCVIIECTLR:
	case REG_TRCSEQEVR1:
	case REG_TRCCNTRLDVR1:
	case REG_TRCIMSPEC1:
	case REG_TRCPROCSELR:
	case REG_TRCVISSCTLR:
	case REG_TRCSEQEVR2:
	case REG_TRCCNTRLDVR2:
	case REG_TRCIMSPEC2:
	case REG_TRCVIPCSSCTLR:
	case REG_TRCCNTRLDVR3:
	case REG_TRCIMSPEC3:
	case REG_TRCCONFIGR:
	case REG_TRCCNTCTLR0:
	case REG_TRCIMSPEC4:
	case REG_TRCCNTCTLR1:
	case REG_TRCIMSPEC5:
	case REG_TRCAUXCTLR:
	case REG_TRCSEQRSTEVR:
	case REG_TRCCNTCTLR2:
	case REG_TRCIMSPEC6:
	case REG_TRCSEQSTR:
	case REG_TRCCNTCTLR3:
	case REG_TRCIMSPEC7:
	case REG_TRCEVENTCTL0R:
	case REG_TRCVDCTLR:
	case REG_TRCEXTINSELR:
	case REG_TRCCNTVR0:
	case REG_TRCEVENTCTL1R:
	case REG_TRCVDSACCTLR:
	case REG_TRCEXTINSELR1:
	case REG_TRCCNTVR1:
	case REG_TRCRSR:
	case REG_TRCVDARCCTLR:
	case REG_TRCEXTINSELR2:
	case REG_TRCCNTVR2:
	case REG_TRCSTALLCTLR:
	case REG_TRCEXTINSELR3:
	case REG_TRCCNTVR3:
	case REG_TRCTSCTLR:
	case REG_TRCSYNCPR:
	case REG_TRCCCCTLR:
	case REG_TRCBBCTLR:
	case REG_TRCRSCTLR16:
	case REG_TRCSSCCR0:
	case REG_TRCSSPCICR0:
	case REG_TRCOSLAR:
	case REG_TRCRSCTLR17:
	case REG_TRCSSCCR1:
	case REG_TRCSSPCICR1:
	case REG_TRCRSCTLR2:
	case REG_TRCRSCTLR18:
	case REG_TRCSSCCR2:
	case REG_TRCSSPCICR2:
	case REG_TRCRSCTLR3:
	case REG_TRCRSCTLR19:
	case REG_TRCSSCCR3:
	case REG_TRCSSPCICR3:
	case REG_TRCRSCTLR4:
	case REG_TRCRSCTLR20:
	case REG_TRCSSCCR4:
	case REG_TRCSSPCICR4:
	case REG_TRCPDCR:
	case REG_TRCRSCTLR5:
	case REG_TRCRSCTLR21:
	case REG_TRCSSCCR5:
	case REG_TRCSSPCICR5:
	case REG_TRCRSCTLR6:
	case REG_TRCRSCTLR22:
	case REG_TRCSSCCR6:
	case REG_TRCSSPCICR6:
	case REG_TRCRSCTLR7:
	case REG_TRCRSCTLR23:
	case REG_TRCSSCCR7:
	case REG_TRCSSPCICR7:
	case REG_TRCRSCTLR8:
	case REG_TRCRSCTLR24:
	case REG_TRCSSCSR0:
	case REG_TRCRSCTLR9:
	case REG_TRCRSCTLR25:
	case REG_TRCSSCSR1:
	case REG_TRCRSCTLR10:
	case REG_TRCRSCTLR26:
	case REG_TRCSSCSR2:
	case REG_TRCRSCTLR11:
	case REG_TRCRSCTLR27:
	case REG_TRCSSCSR3:
	case REG_TRCRSCTLR12:
	case REG_TRCRSCTLR28:
	case REG_TRCSSCSR4:
	case REG_TRCRSCTLR13:
	case REG_TRCRSCTLR29:
	case REG_TRCSSCSR5:
	case REG_TRCRSCTLR14:
	case REG_TRCRSCTLR30:
	case REG_TRCSSCSR6:
	case REG_TRCRSCTLR15:
	case REG_TRCRSCTLR31:
	case REG_TRCSSCSR7:
	case REG_TRCACVR0:
	case REG_TRCACVR8:
	case REG_TRCACATR0:
	case REG_TRCACATR8:
	case REG_TRCDVCVR0:
	case REG_TRCDVCVR4:
	case REG_TRCDVCMR0:
	case REG_TRCDVCMR4:
	case REG_TRCACVR1:
	case REG_TRCACVR9:
	case REG_TRCACATR1:
	case REG_TRCACATR9:
	case REG_TRCACVR2:
	case REG_TRCACVR10:
	case REG_TRCACATR2:
	case REG_TRCACATR10:
	case REG_TRCDVCVR1:
	case REG_TRCDVCVR5:
	case REG_TRCDVCMR1:
	case REG_TRCDVCMR5:
	case REG_TRCACVR3:
	case REG_TRCACVR11:
	case REG_TRCACATR3:
	case REG_TRCACATR11:
	case REG_TRCACVR4:
	case REG_TRCACVR12:
	case REG_TRCACATR4:
	case REG_TRCACATR12:
	case REG_TRCDVCVR2:
	case REG_TRCDVCVR6:
	case REG_TRCDVCMR2:
	case REG_TRCDVCMR6:
	case REG_TRCACVR5:
	case REG_TRCACVR13:
	case REG_TRCACATR5:
	case REG_TRCACATR13:
	case REG_TRCACVR6:
	case REG_TRCACVR14:
	case REG_TRCACATR6:
	case REG_TRCACATR14:
	case REG_TRCDVCVR3:
	case REG_TRCDVCVR7:
	case REG_TRCDVCMR3:
	case REG_TRCDVCMR7:
	case REG_TRCACVR7:
	case REG_TRCACVR15:
	case REG_TRCACATR7:
	case REG_TRCACATR15:
	case REG_TRCCIDCVR0:
	case REG_TRCVMIDCVR0:
	case REG_TRCCIDCCTLR0:
	case REG_TRCCIDCCTLR1:
	case REG_TRCCIDCVR1:
	case REG_TRCVMIDCVR1:
	case REG_TRCVMIDCCTLR0:
	case REG_TRCVMIDCCTLR1:
	case REG_TRCCIDCVR2:
	case REG_TRCVMIDCVR2:
	case REG_TRCCIDCVR3:
	case REG_TRCVMIDCVR3:
	case REG_TRCCIDCVR4:
	case REG_TRCVMIDCVR4:
	case REG_TRCCIDCVR5:
	case REG_TRCVMIDCVR5:
	case REG_TRCCIDCVR6:
	case REG_TRCVMIDCVR6:
	case REG_TRCCIDCVR7:
	case REG_TRCVMIDCVR7:
	case REG_TRCITCTRL:
	case REG_TRCCLAIMSET:
	case REG_TRCCLAIMCLR:
	case REG_TRCLAR:
	case REG_TEECR32_EL1:
	case REG_TEEHBR32_EL1:
	case REG_MDCCSR_EL0:
	case REG_DBGDTR_EL0:
	case REG_DBGDTRRX_EL0:
	case REG_DBGVCR32_EL2:
	case REG_MIDR_EL1:
	case REG_MPIDR_EL1:
	case REG_REVIDR_EL1:
	case REG_ID_PFR0_EL1:
	case REG_ID_PFR1_EL1:
	case REG_ID_DFR0_EL1:
	case REG_ID_AFR0_EL1:
	case REG_ID_MMFR0_EL1:
	case REG_ID_MMFR1_EL1:
	case REG_ID_MMFR2_EL1:
	case REG_ID_MMFR3_EL1:
	case REG_ID_ISAR0_EL1:
	case REG_ID_ISAR1_EL1:
	case REG_ID_ISAR2_EL1:
	case REG_ID_ISAR3_EL1:
	case REG_ID_ISAR4_EL1:
	case REG_ID_ISAR5_EL1:
	case REG_ID_MMFR4_EL1:
	case REG_ID_ISAR6_EL1:
	case REG_MVFR0_EL1:
	case REG_MVFR1_EL1:
	case REG_MVFR2_EL1:
	case REG_ID_AA32RES3_EL1:
	case REG_ID_PFR2_EL1:
	case REG_ID_AA32RES5_EL1:
	case REG_ID_AA32RES6_EL1:
	case REG_ID_AA32RES7_EL1:
	case REG_ID_AA64PFR0_EL1:
	case REG_ID_AA64PFR1_EL1:
	case REG_ID_AA64PFR2_EL1:
	case REG_ID_AA64PFR3_EL1:
	case REG_ID_AA64ZFR0_EL1:
	case REG_ID_AA64SMFR0_EL1:
	case REG_ID_AA64ZFR2_EL1:
	case REG_ID_AA64ZFR3_EL1:
	case REG_ID_AA64DFR0_EL1:
	case REG_ID_AA64DFR1_EL1:
	case REG_ID_AA64DFR2_EL1:
	case REG_ID_AA64DFR3_EL1:
	case REG_ID_AA64AFR0_EL1:
	case REG_ID_AA64AFR1_EL1:
	case REG_ID_AA64AFR2_EL1:
	case REG_ID_AA64AFR3_EL1:
	case REG_ID_AA64ISAR0_EL1:
	case REG_ID_AA64ISAR1_EL1:
	case REG_ID_AA64ISAR2_EL1:
	case REG_ID_AA64ISAR3_EL1:
	case REG_ID_AA64ISAR4_EL1:
	case REG_ID_AA64ISAR5_EL1:
	case REG_ID_AA64ISAR6_EL1:
	case REG_ID_AA64ISAR7_EL1:
	case REG_ID_AA64MMFR0_EL1:
	case REG_ID_AA64MMFR1_EL1:
	case REG_ID_AA64MMFR2_EL1:
	case REG_ID_AA64MMFR3_EL1:
	case REG_ID_AA64MMFR4_EL1:
	case REG_ID_AA64MMFR5_EL1:
	case REG_ID_AA64MMFR6_EL1:
	case REG_ID_AA64MMFR7_EL1:
	case REG_SCTLR_EL1:
	case REG_ACTLR_EL1:
	case REG_CPACR_EL1:
	case REG_RGSR_EL1:
	case REG_GCR_EL1:
	case REG_TRFCR_EL1:
	case REG_SMPRI_EL1:
	case REG_SMCR_EL1:
	case REG_TTBR0_EL1:
	case REG_TTBR1_EL1:
	case REG_TCR_EL1:
	case REG_APIAKEYLO_EL1:
	case REG_APIAKEYHI_EL1:
	case REG_APIBKEYLO_EL1:
	case REG_APIBKEYHI_EL1:
	case REG_APDAKEYLO_EL1:
	case REG_APDAKEYHI_EL1:
	case REG_APDBKEYLO_EL1:
	case REG_APDBKEYHI_EL1:
	case REG_APGAKEYLO_EL1:
	case REG_APGAKEYHI_EL1:
	case REG_SPSR_EL1:
	case REG_ELR_EL1:
	case REG_SP_EL0:
	case REG_SPSEL:
	case REG_CURRENTEL:
	case REG_PAN:
	case REG_UAO:
	case REG_ICV_PMR_EL1:
	case REG_AFSR0_EL1:
	case REG_AFSR1_EL1:
	case REG_ESR_EL1:
	case REG_ERRIDR_EL1:
	case REG_ERRSELR_EL1:
	case REG_ERXCTLR_EL1:
	case REG_ERXSTATUS_EL1:
	case REG_ERXADDR_EL1:
	case REG_ERXPFGCTL_EL1:
	case REG_ERXPFGCDN_EL1:
	case REG_ERXMISC0_EL1:
	case REG_ERXMISC1_EL1:
	case REG_ERXMISC2_EL1:
	case REG_ERXMISC3_EL1:
	case REG_ERXTS_EL1:
	case REG_TFSR_EL1:
	case REG_TFSRE0_EL1:
	case REG_FAR_EL1:
	case REG_PAR_EL1:
	case REG_PMSCR_EL1:
	case REG_PMSICR_EL1:
	case REG_PMSIRR_EL1:
	case REG_PMSFCR_EL1:
	case REG_PMSEVFR_EL1:
	case REG_PMSLATFR_EL1:
	case REG_PMSIDR_EL1:
	case REG_PMBLIMITR_EL1:
	case REG_PMBPTR_EL1:
	case REG_PMBSR_EL1:
	case REG_PMBIDR_EL1:
	case REG_TRBLIMITR_EL1:
	case REG_TRBPTR_EL1:
	case REG_TRBBASER_EL1:
	case REG_TRBSR_EL1:
	case REG_TRBMAR_EL1:
	case REG_TRBTRG_EL1:
	case REG_PMINTENSET_EL1:
	case REG_PMINTENCLR_EL1:
	case REG_PMMIR_EL1:
	case REG_MAIR_EL1:
	case REG_AMAIR_EL1:
	case REG_LORSA_EL1:
	case REG_LOREA_EL1:
	case REG_LORN_EL1:
	case REG_LORC_EL1:
	case REG_LORID_EL1:
	case REG_MPAM1_EL1:
	case REG_MPAM0_EL1:
	case REG_CTRR_C_LWR_EL1:
	case REG_CTRR_C_UPR_EL1:
	case REG_CTRR_D_LWR_EL1:
	case REG_CTRR_D_UPR_EL1:
	case REG_CTRR_C_LWR_EL12:
	case REG_CTRR_C_UPR_EL12:
	case REG_CTRR_D_LWR_EL12:
	case REG_CTRR_D_UPR_EL12:
	case REG_CTRR_C_LWR_EL2:
	case REG_CTRR_C_UPR_EL2:
	case REG_CTRR_D_LWR_EL2:
	case REG_CTRR_D_UPR_EL2:
	case REG_CTRR_C_CTL_EL1:
	case REG_CTRR_D_CTL_EL1:
	case REG_CTRR_C_CTL_EL12:
	case REG_CTRR_D_CTL_EL12:
	case REG_CTRR_C_CTL_EL2:
	case REG_CTRR_D_CTL_EL2:
	case REG_CTXR_A_LWR_EL1:
	case REG_CTXR_A_UPR_EL1:
	case REG_CTXR_B_LWR_EL1:
	case REG_CTXR_B_UPR_EL1:
	case REG_CTXR_C_LWR_EL1:
	case REG_CTXR_C_UPR_EL1:
	case REG_CTXR_D_LWR_EL1:
	case REG_CTXR_D_UPR_EL1:
	case REG_CTXR_A_LWR_EL12:
	case REG_CTXR_A_UPR_EL12:
	case REG_CTXR_B_LWR_EL12:
	case REG_CTXR_B_UPR_EL12:
	case REG_CTXR_C_LWR_EL12:
	case REG_CTXR_C_UPR_EL12:
	case REG_CTXR_D_LWR_EL12:
	case REG_CTXR_D_UPR_EL12:
	case REG_CTXR_A_LWR_EL2:
	case REG_CTXR_A_UPR_EL2:
	case REG_CTXR_B_LWR_EL2:
	case REG_CTXR_B_UPR_EL2:
	case REG_CTXR_C_LWR_EL2:
	case REG_CTXR_C_UPR_EL2:
	case REG_CTXR_D_LWR_EL2:
	case REG_CTXR_D_UPR_EL2:
	case REG_CTXR_A_CTL_EL1:
	case REG_CTXR_B_CTL_EL1:
	case REG_CTXR_C_CTL_EL1:
	case REG_CTXR_D_CTL_EL1:
	case REG_CTXR_A_CTL_EL12:
	case REG_CTXR_B_CTL_EL12:
	case REG_CTXR_C_CTL_EL12:
	case REG_CTXR_D_CTL_EL12:
	case REG_CTXR_A_CTL_EL2:
	case REG_CTXR_B_CTL_EL2:
	case REG_CTXR_C_CTL_EL2:
	case REG_CTXR_D_CTL_EL2:
	case REG_ACC_CTRR_C_LWR_EL2:
	case REG_ACC_CTRR_C_UPR_EL2:
	case REG_ACC_CTRR_D_LWR_EL2:
	case REG_ACC_CTRR_D_UPR_EL2:
	case REG_ACC_CTXR_A_LWR_EL2:
	case REG_ACC_CTXR_A_UPR_EL2:
	case REG_ACC_CTXR_B_LWR_EL2:
	case REG_ACC_CTXR_B_UPR_EL2:
	case REG_ACC_CTXR_C_LWR_EL2:
	case REG_ACC_CTXR_C_UPR_EL2:
	case REG_ACC_CTXR_D_LWR_EL2:
	case REG_ACC_CTXR_D_UPR_EL2:
	case REG_ACC_CTRR_C_CTL_EL2:
	case REG_ACC_CTRR_D_CTL_EL2:
	case REG_ACC_CTXR_A_CTL_EL2:
	case REG_ACC_CTXR_B_CTL_EL2:
	case REG_ACC_CTXR_C_CTL_EL2:
	case REG_ACC_CTXR_D_CTL_EL2:
	case REG_VBAR_EL1:
	case REG_RVBAR_EL1:
	case REG_RMR_EL1:
	case REG_ISR_EL1:
	case REG_DISR_EL1:
	case REG_ICV_IAR0_EL1:
	case REG_ICV_EOIR0_EL1:
	case REG_ICV_HPPIR0_EL1:
	case REG_ICV_BPR0_EL1:
	case REG_ICC_AP0R0_EL1:
	case REG_ICC_AP0R1_EL1:
	case REG_ICC_AP0R2_EL1:
	case REG_ICC_AP0R3_EL1:
	case REG_ICC_AP1R0_EL1:
	case REG_ICC_AP1R1_EL1:
	case REG_ICC_AP1R2_EL1:
	case REG_ICC_AP1R3_EL1:
	case REG_ICV_DIR_EL1:
	case REG_ICV_RPR_EL1:
	case REG_ICC_SGI1R_EL1:
	case REG_ICC_ASGI1R_EL1:
	case REG_ICC_SGI0R_EL1:
	case REG_ICV_IAR1_EL1:
	case REG_ICV_EOIR1_EL1:
	case REG_ICV_HPPIR1_EL1:
	case REG_ICV_BPR1CBPR_EL1:
	case REG_ICV_CTLR_EL1:
	case REG_ICC_SRE_EL1:
	case REG_ICV_IGRPEN0_EL1:
	case REG_ICV_IGRPEN1_EL1:
	case REG_ICC_SEIEN_EL1:
	case REG_CONTEXTIDR_EL1:
	case REG_TPIDR_EL1:
	case REG_SCXTNUM_EL1:
	case REG_CNTHCTL_EL21:
	case REG_HID0:
	case REG_HID25:
	case REG_HID26:
	case REG_HID27:
	case REG_HID28:
	case REG_HID29:
	case REG_HID34:
	case REG_HID1:
	case REG_HID21:
	case REG_BIUVCSCUPCMDCRD:
	case REG_BIUVCSCUPDATCRD:
	case REG_HID2:
	case REG_HID30:
	case REG_HID31:
	case REG_HID32:
	case REG_HID33:
	case REG_HID3:
	case REG_BIUVCSCUPCMDCRDC2:
	case REG_BIUVCSCUPDATCRDC2:
	case REG_HID4:
	case REG_HID5:
	case REG_HID6:
	case REG_HID7:
	case REG_HID8:
	case REG_HID9:
	case REG_HID10:
	case REG_BLOCK_CMAINT_CFG:
	case REG_HID11:
	case REG_HID18:
	case REG_HID36:
	case REG_HID37:
	case REG_HID12:
	case REG_HID15:
	case REG_HID19:
	case REG_BIU_TLIMIT:
	case REG_HID13:
	case REG_HID_RCTX_G0CTL:
	case REG_HID_RCTX_G1CTL:
	case REG_HID14:
	case REG_HID16:
	case REG_LLC_WRR2:
	case REG_BIU_AFI_CFG:
	case REG_HID17:
	case REG_HID24:
	case REG_HID35:
	case REG_CCSIDR_EL1:
	case REG_CLIDR_EL1:
	case REG_SMIDR_EL1:
	case REG_AIDR_EL1:
	case REG_PMCR0_EL1:
	case REG_APPL_CONTEXTPTR:
	case REG_LD_LATPROF_CTL_EL1:
	case REG_AON_CPU_MSTALL_CTL01_EL1:
	case REG_PM_MEMFLT_CTL23_EL1:
	case REG_AGTCNTHV_CTL_EL21:
	case REG_AGTCNTVCTSS_NOREDIR_EL0:
	case REG_PMCR1_EL1:
	case REG_LD_LATPROF_CTR_EL1:
	case REG_AON_CPU_MSTALL_CTL23_EL1:
	case REG_PM_MEMFLT_CTL45_EL1:
	case REG_AGTCNTRDIR_EL1:
	case REG_AGTCNTHCTL_NOREDIR_EL21:
	case REG_PMCR2_EL1:
	case REG_LD_LATPROF_STS_EL1:
	case REG_AON_CPU_MSTALL_CTL45_EL1:
	case REG_AGTCNTHP_CVAL_EL2:
	case REG_CNTVCT_NOREDIR_EL0:
	case REG_AGTCNTHP_CVAL_NOREDIR_EL21:
	case REG_PMCR3_EL1:
	case REG_LD_LATPROF_INF_EL1:
	case REG_AON_CPU_MSTALL_CTL67_EL1:
	case REG_AGTCNTHP_TVAL_EL2:
	case REG_CNTPCTSS_NOREDIR_EL0:
	case REG_AGTCNTHP_TVAL_NOREDIR_EL21:
	case REG_PMCR4_EL1:
	case REG_LD_LATPROF_CTL_EL2:
	case REG_AON_CPU_MEMFLT_CTL01_EL1:
	case REG_AGTCNTHP_CTL_EL2:
	case REG_CNTVCTSS_NOREDIR_EL0:
	case REG_AGTCNTHP_CTL_NOREDIR_EL21:
	case REG_PMESR0_EL1:
	case REG_LD_LATPROF_CMD_EL1:
	case REG_AON_CPU_MEMFLT_CTL23_EL1:
	case REG_AGTCNTHV_CVAL_EL2:
	case REG_AGTCNTHV_CVAL_NOREDIR_EL21:
	case REG_PMESR1_EL1:
	case REG_PMCR1_EL2:
	case REG_AON_CPU_MEMFLT_CTL45_EL1:
	case REG_AGTCNTHV_TVAL_EL2:
	case REG_CNTHCTL_NOREDIR_EL21:
	case REG_AGTCNTHV_TVAL_NOREDIR_EL21:
	case REG_OPMAT0_EL1:
	case REG_PMCR1_EL12:
	case REG_AON_CPU_MEMFLT_CTL67_EL1:
	case REG_AGTCNTHV_CTL_EL2:
	case REG_CNTHP_CVAL_NOREDIR_EL21:
	case REG_AGTCNTHV_CTL_NOREDIR_EL21:
	case REG_OPMAT1_EL1:
	case REG_PMCR1_GL12:
	case REG_AON_CPU_MSTALL_CTR0_EL1:
	case REG_AGTCNTFRQ_EL0:
	case REG_CNTHP_TVAL_NOREDIR_EL21:
	case REG_CNTPCT_NOREDIR_EL0:
	case REG_OPMSK0_EL1:
	case REG_LD_LATPROF_CTL_EL12:
	case REG_AON_CPU_MSTALL_CTR1_EL1:
	case REG_AGTCNTVOFF_EL2:
	case REG_CNTHP_CTL_NOREDIR_EL21:
	case REG_CNTHV_CTL_NOREDIR_EL21:
	case REG_OPMSK1_EL1:
	case REG_LD_LATPROF_INF_EL2:
	case REG_AON_CPU_MSTALL_CTR2_EL1:
	case REG_AGTCNTHP_CVAL_EL21:
	case REG_CNTHV_CVAL_NOREDIR_EL21:
	case REG_AGTCNTPCT_NOREDIR_EL0:
	case REG_AON_CPU_MSTALL_CTR3_EL1:
	case REG_AGTCNTHP_TVAL_EL21:
	case REG_CNTHV_TVAL_NOREDIR_EL21:
	case REG_VMSA_HV_LOCK_EL2:
	case REG_PMSWCTRL_EL1:
	case REG_PMCR5_EL0:
	case REG_AON_CPU_MSTALL_CTR4_EL1:
	case REG_PMCOMPARE0_EL1:
	case REG_PMCOMPARE1_EL1:
	case REG_VMSA_NV_LOCK_EL2:
	case REG_PMSR_EL1:
	case REG_AON_CPU_MSTALL_CTR5_EL1:
	case REG_AGTCNTHP_CTL_EL21:
	case REG_PMCOMPARE5_EL1:
	case REG_PMCOMPARE6_EL1:
	case REG_PMCOMPARE7_EL1:
	case REG_PMCR_BVRNG4_EL1:
	case REG_PM_PMI_PC:
	case REG_AON_CPU_MSTALL_CTR6_EL1:
	case REG_AGTCNTHV_CVAL_EL21:
	case REG_AGTCNTVCT_NOREDIR_EL0:
	case REG_PMCR_BVRNG5_EL1:
	case REG_AON_CPU_MSTALL_CTR7_EL1:
	case REG_AGTCNTHV_TVAL_EL21:
	case REG_AGTCNTPCTSS_NOREDIR_EL0:
	case REG_CSSELR_EL1:
	case REG_PMC0:
	case REG_UPMCFILTER0:
	case REG_UPMCFILTER1:
	case REG_UPMCFILTER2:
	case REG_UPMCFILTER3:
	case REG_UPMCFILTER4:
	case REG_UPMCFILTER5:
	case REG_UPMCFILTER6:
	case REG_PMC1:
	case REG_UPMCFILTER7:
	case REG_PMC2:
	case REG_PMC3:
	case REG_PMC4:
	case REG_PMC5:
	case REG_PMC6:
	case REG_PMC7:
	case REG_PMC8:
	case REG_PMC9:
	case REG_PMTRHLD6_EL1:
	case REG_PMTRHLD4_EL1:
	case REG_PMTRHLD2_EL1:
	case REG_PMMMAP_EL1:
	case REG_CTR_EL0:
	case REG_DCZID_EL0:
	case REG_NZCV:
	case REG_DAIF:
	case REG_SVCR:
	case REG_DIT:
	case REG_SSBS:
	case REG_TCO:
	case REG_FPCR:
	case REG_FPSR:
	case REG_DSPSR:
	case REG_DLR:
	case REG_PMCR_EL0:
	case REG_PMCNTENSET_EL0:
	case REG_PMCNTENCLR_EL0:
	case REG_PMOVSCLR_EL0:
	case REG_PMSWINC_EL0:
	case REG_PMSELR_EL0:
	case REG_PMCCNTR_EL0:
	case REG_PMXEVTYPER_EL0:
	case REG_PMXEVCNTR_EL0:
	case REG_DAIFCLR:
	case REG_PMUSERENR_EL0:
	case REG_PMOVSSET_EL0:
	case REG_TPIDR_EL0:
	case REG_TPIDRRO_EL0:
	case REG_TPIDR2_EL0:
	case REG_SCXTNUM_EL0:
	case REG_AMCR_EL0:
	case REG_AMUSERENR_EL0:
	case REG_AMCNTENCLR0_EL0:
	case REG_AMCNTENSET0_EL0:
	case REG_AMCNTENCLR1_EL0:
	case REG_AMCNTENSET1_EL0:
	case REG_AMEVCNTR00_EL0:
	case REG_AMEVCNTR01_EL0:
	case REG_AMEVCNTR02_EL0:
	case REG_AMEVCNTR03_EL0:
	case REG_AMEVCNTR10_EL0:
	case REG_AMEVCNTR11_EL0:
	case REG_AMEVCNTR12_EL0:
	case REG_AMEVCNTR13_EL0:
	case REG_AMEVCNTR14_EL0:
	case REG_AMEVCNTR15_EL0:
	case REG_AMEVCNTR16_EL0:
	case REG_AMEVCNTR17_EL0:
	case REG_AMEVCNTR18_EL0:
	case REG_AMEVCNTR19_EL0:
	case REG_AMEVCNTR110_EL0:
	case REG_AMEVCNTR111_EL0:
	case REG_AMEVCNTR112_EL0:
	case REG_AMEVCNTR113_EL0:
	case REG_AMEVCNTR114_EL0:
	case REG_AMEVCNTR115_EL0:
	case REG_AMEVTYPER10_EL0:
	case REG_AMEVTYPER11_EL0:
	case REG_AMEVTYPER12_EL0:
	case REG_AMEVTYPER13_EL0:
	case REG_AMEVTYPER14_EL0:
	case REG_AMEVTYPER15_EL0:
	case REG_AMEVTYPER16_EL0:
	case REG_AMEVTYPER17_EL0:
	case REG_AMEVTYPER18_EL0:
	case REG_AMEVTYPER19_EL0:
	case REG_AMEVTYPER110_EL0:
	case REG_AMEVTYPER111_EL0:
	case REG_AMEVTYPER112_EL0:
	case REG_AMEVTYPER113_EL0:
	case REG_AMEVTYPER114_EL0:
	case REG_AMEVTYPER115_EL0:
	case REG_CNTFRQ_EL0:
	case REG_CNTPCT_EL0:
	case REG_CNTVCT_EL0:
	case REG_CNTPCTSS_EL0:
	case REG_CNTVCTSS_EL0:
	case REG_CNTHP_TVAL_EL21:
	case REG_CNTHP_CTL_EL21:
	case REG_CNTHP_CVAL_EL21:
	case REG_CNTHV_TVAL_EL21:
	case REG_CNTHV_CTL_EL21:
	case REG_CNTHV_CVAL_EL21:
	case REG_PMEVCNTR0_EL0:
	case REG_PMEVCNTR1_EL0:
	case REG_PMEVCNTR2_EL0:
	case REG_PMEVCNTR3_EL0:
	case REG_PMEVCNTR4_EL0:
	case REG_PMEVCNTR5_EL0:
	case REG_PMEVCNTR6_EL0:
	case REG_PMEVCNTR7_EL0:
	case REG_PMEVCNTR8_EL0:
	case REG_PMEVCNTR9_EL0:
	case REG_PMEVCNTR10_EL0:
	case REG_PMEVCNTR11_EL0:
	case REG_PMEVCNTR12_EL0:
	case REG_PMEVCNTR13_EL0:
	case REG_PMEVCNTR14_EL0:
	case REG_PMEVCNTR15_EL0:
	case REG_PMEVCNTR16_EL0:
	case REG_PMEVCNTR17_EL0:
	case REG_PMEVCNTR18_EL0:
	case REG_PMEVCNTR19_EL0:
	case REG_PMEVCNTR20_EL0:
	case REG_PMEVCNTR21_EL0:
	case REG_PMEVCNTR22_EL0:
	case REG_PMEVCNTR23_EL0:
	case REG_PMEVCNTR24_EL0:
	case REG_PMEVCNTR25_EL0:
	case REG_PMEVCNTR26_EL0:
	case REG_PMEVCNTR27_EL0:
	case REG_PMEVCNTR28_EL0:
	case REG_PMEVCNTR29_EL0:
	case REG_PMEVCNTR30_EL0:
	case REG_PMEVTYPER0_EL0:
	case REG_PMEVTYPER1_EL0:
	case REG_PMEVTYPER2_EL0:
	case REG_PMEVTYPER3_EL0:
	case REG_PMEVTYPER4_EL0:
	case REG_PMEVTYPER5_EL0:
	case REG_PMEVTYPER6_EL0:
	case REG_PMEVTYPER7_EL0:
	case REG_PMEVTYPER8_EL0:
	case REG_PMEVTYPER9_EL0:
	case REG_PMEVTYPER10_EL0:
	case REG_PMEVTYPER11_EL0:
	case REG_PMEVTYPER12_EL0:
	case REG_PMEVTYPER13_EL0:
	case REG_PMEVTYPER14_EL0:
	case REG_PMEVTYPER15_EL0:
	case REG_PMEVTYPER16_EL0:
	case REG_PMEVTYPER17_EL0:
	case REG_PMEVTYPER18_EL0:
	case REG_PMEVTYPER19_EL0:
	case REG_PMEVTYPER20_EL0:
	case REG_PMEVTYPER21_EL0:
	case REG_PMEVTYPER22_EL0:
	case REG_PMEVTYPER23_EL0:
	case REG_PMEVTYPER24_EL0:
	case REG_PMEVTYPER25_EL0:
	case REG_PMEVTYPER26_EL0:
	case REG_PMEVTYPER27_EL0:
	case REG_PMEVTYPER28_EL0:
	case REG_PMEVTYPER29_EL0:
	case REG_PMEVTYPER30_EL0:
	case REG_PMCCFILTR_EL0:
	case REG_LSU_ERR_STS:
	case REG_AFLATCTL1_EL1:
	case REG_AFLATVALBIN0_EL1:
	case REG_AFLATINFLO_EL1:
	case REG_LSU_ERR_CTL:
	case REG_AFLATCTL2_EL1:
	case REG_AFLATVALBIN1_EL1:
	case REG_AFLATINFHI_EL1:
	case REG_AFLATCTL3_EL1:
	case REG_AFLATVALBIN2_EL1:
	case REG_AFLATCTL4_EL1:
	case REG_AFLATVALBIN3_EL1:
	case REG_LLC_FILL_CTL:
	case REG_AFLATCTL5_LO_EL1:
	case REG_AFLATVALBIN4_EL1:
	case REG_AFLATCTL5_HI_EL1:
	case REG_LLC_FILL_DAT:
	case REG_AFLATVALBIN5_EL1:
	case REG_AFLATVALBIN6_EL1:
	case REG_LLC_RAM_CONFIG:
	case REG_AFLATVALBIN7_EL1:
	case REG_LLC_ERR_STS:
	case REG_CMAINT_BCAST_LIST_0:
	case REG_CMAINT_BCAST_LIST_1:
	case REG_CMAINT_BCAST_CTL:
	case REG_LLC_ERR_ADR:
	case REG_LLC_ERR_CTL:
	case REG_LLC_ERR_INJ:
	case REG_LLC_ERR_INF:
	case REG_USERTAGSEL_EL1:
	case REG_UUSERTAG_EL0:
	case REG_KUSERTAG_EL1:
	case REG_HUSERTAG_EL2:
	case REG_LLC_TRACE_CTL0:
	case REG_LLC_TRACE_CTL1:
	case REG_LLC_UP_REQ_VC:
	case REG_LLC_UP_REQ_VC_THRESH:
	case REG_LLC_UP_REQ_VC_2:
	case REG_LLC_UP_REQ_VC_THRESH_2:
	case REG_LLC_DRAM_HASH0:
	case REG_LLC_DRAM_HASH1:
	case REG_LLC_DRAM_HASH2:
	case REG_LLC_DRAM_HASH3:
	case REG_LLC_TRACE_CTL2:
	case REG_LLC_DRAM_HASH4:
	case REG_LLC_UP_REQ_VC_3:
	case REG_LLC_UP_REQ_VC_THRESH_3:
	case REG_LLC_UP_REQ_VC_4:
	case REG_LLC_UP_REQ_VC_THRESH_4:
	case REG_LLC_HASH0:
	case REG_LLC_HASH1:
	case REG_LLC_HASH2:
	case REG_LLC_HASH3:
	case REG_LLC_WRR:
	case REG_LLC_DRAM_HASH5:
	case REG_LLC_DRAM_HASH6:
	case REG_VPIDR_EL2:
	case REG_VMPIDR_EL2:
	case REG_SCTLR_EL2:
	case REG_ACTLR_EL2:
	case REG_HCR_EL2:
	case REG_MDCR_EL2:
	case REG_CPTR_EL2:
	case REG_HSTR_EL2:
	case REG_HFGRTR_EL2:
	case REG_HFGWTR_EL2:
	case REG_HFGITR_EL2:
	case REG_HACR_EL2:
	case REG_TRFCR_EL2:
	case REG_HCRX_EL2:
	case REG_SMPRIMAP_EL2:
	case REG_SMCR_EL2:
	case REG_SDER32_EL2:
	case REG_TTBR0_EL2:
	case REG_TTBR1_EL2:
	case REG_TCR_EL2:
	case REG_VTTBR_EL2:
	case REG_VTCR_EL2:
	case REG_VNCR_EL2:
	case REG_VSTTBR_EL2:
	case REG_VSTCR_EL2:
	case REG_DACR32_EL2:
	case REG_HDFGRTR_EL2:
	case REG_HDFGWTR_EL2:
	case REG_SPSR_EL2:
	case REG_ELR_EL2:
	case REG_SP_EL1:
	case REG_SPSR_IRQ:
	case REG_SPSR_ABT:
	case REG_SPSR_UND:
	case REG_SPSR_FIQ:
	case REG_IFSR32_EL2:
	case REG_AFSR0_EL2:
	case REG_AFSR1_EL2:
	case REG_ESR_EL2:
	case REG_VSESR_EL2:
	case REG_FPEXC32_EL2:
	case REG_TFSR_EL2:
	case REG_FAR_EL2:
	case REG_HPFAR_EL2:
	case REG_PMSCR_EL2:
	case REG_MAIR_EL2:
	case REG_AMAIR_EL2:
	case REG_MPAMHCR_EL2:
	case REG_MPAMVPMV_EL2:
	case REG_MPAM2_EL2:
	case REG_MPAMVPM0_EL2:
	case REG_MPAMVPM1_EL2:
	case REG_MPAMVPM2_EL2:
	case REG_MPAMVPM3_EL2:
	case REG_MPAMVPM4_EL2:
	case REG_MPAMVPM5_EL2:
	case REG_MPAMVPM6_EL2:
	case REG_MPAMVPM7_EL2:
	case REG_VBAR_EL2:
	case REG_RVBAR_EL2:
	case REG_RMR_EL2:
	case REG_VDISR_EL2:
	case REG_ICH_AP0R0_EL2:
	case REG_ICH_AP0R1_EL2:
	case REG_ICH_AP0R2_EL2:
	case REG_ICH_AP0R3_EL2:
	case REG_ICH_AP1R0_EL2:
	case REG_ICH_AP1R1_EL2:
	case REG_ICH_AP1R2_EL2:
	case REG_ICH_AP1R3_EL2:
	case REG_ICH_VSEIR_EL2:
	case REG_ICC_SRE_EL2:
	case REG_ICH_HCR_EL2:
	case REG_ICH_VTR_EL2:
	case REG_ICH_MISR_EL2:
	case REG_ICH_EISR_EL2:
	case REG_ICH_ELRSR_EL2:
	case REG_ICH_VMCR_EL2:
	case REG_ICH_LR0_EL2:
	case REG_ICH_LR1_EL2:
	case REG_ICH_LR2_EL2:
	case REG_ICH_LR3_EL2:
	case REG_ICH_LR4_EL2:
	case REG_ICH_LR5_EL2:
	case REG_ICH_LR6_EL2:
	case REG_ICH_LR7_EL2:
	case REG_ICH_LR8_EL2:
	case REG_ICH_LR9_EL2:
	case REG_ICH_LR10_EL2:
	case REG_ICH_LR11_EL2:
	case REG_ICH_LR12_EL2:
	case REG_ICH_LR13_EL2:
	case REG_ICH_LR14_EL2:
	case REG_ICH_LR15_EL2:
	case REG_CONTEXTIDR_EL2:
	case REG_TPIDR_EL2:
	case REG_SCXTNUM_EL2:
	case REG_CNTVOFF_EL2:
	case REG_CNTHCTL_EL2:
	case REG_CNTHP_TVAL_EL2:
	case REG_CNTHP_CTL_EL2:
	case REG_CNTHP_CVAL_EL2:
	case REG_CNTHV_TVAL_EL2:
	case REG_CNTHV_CTL_EL2:
	case REG_CNTHV_CVAL_EL2:
	case REG_CNTHVS_TVAL_EL2:
	case REG_CNTHVS_CTL_EL2:
	case REG_CNTHVS_CVAL_EL2:
	case REG_CNTHPS_TVAL_EL2:
	case REG_CNTHPS_CTL_EL2:
	case REG_CNTHPS_CVAL_EL2:
	case REG_FED_ERR_STS:
	case REG_FED_ERR_CTL:
	case REG_APCTL_EL1:
	case REG_KERNKEYLO_EL1:
	case REG_KERNKEYHI_EL1:
	case REG_VMSALOCK_EL21:
	case REG_AMX_STATE_T_EL1:
	case REG_AMX_CONFIG_EL1:
	case REG_VMSA_LOCK_EL2:
	case REG_CTRR_B_UPR_EL1:
	case REG_CTRR_B_LWR_EL1:
	case REG_SP_SETUP_GL1:
	case REG_SP_SETUP_GL2:
	case REG_CTRR_B_CTL_EL1:
	case REG_CTRR_A_LWR_EL1:
	case REG_CTRR_A_UPR_EL1:
	case REG_CTRR_A_CTL_EL1:
	case REG_VMSA_LOCK_EL12:
	case REG_AGTCNTV_CTL_EL02:
	case REG_AMX_STATE_EL1:
	case REG_AMX_STATUS_EL1:
	case REG_AGTCNTP_CVAL_EL02:
	case REG_REDIR_ACNTP_TVAL_EL02:
	case REG_AGTCNTP_CTL_EL02:
	case REG_AGTCNTV_CVAL_EL02:
	case REG_AGTCNTV_TVAL_EL02:
	case REG_AMX_CONFIG_EL12:
	case REG_AMX_CONFIG_EL2:
	case REG_SPRR_HUPERM_EL0:
	case REG_SPRR_VUPERM_EL0:
	case REG_CTRR_A_CTL_EL2:
	case REG_CTRR_B_CTL_EL2:
	case REG_CTRR_A_LWR_EL2:
	case REG_CTRR_A_UPR_EL2:
	case REG_CTRR_B_LWR_EL2:
	case REG_CTRR_B_UPR_EL2:
	case REG_SPRR_HUMPRR_EL2:
	case REG_SPRR_HUPERM_SH01_EL2:
	case REG_SPRR_HUPERM_SH02_EL2:
	case REG_SPRR_HUPERM_SH03_EL2:
	case REG_SPRR_HUPERM_SH04_EL2:
	case REG_SPRR_HUPERM_SH05_EL2:
	case REG_SPRR_HUPERM_SH06_EL2:
	case REG_SPRR_HUPERM_SH07_EL2:
	case REG_SPRR_VUMPRR_EL1:
	case REG_SPRR_VUPERM_SH01_EL1:
	case REG_SPRR_VUPERM_SH02_EL1:
	case REG_SPRR_VUPERM_SH03_EL1:
	case REG_SPRR_VUPERM_SH04_EL1:
	case REG_SPRR_VUPERM_SH05_EL1:
	case REG_SPRR_VUPERM_SH06_EL1:
	case REG_SPRR_VUPERM_SH07_EL1:
	case REG_CTRR_A_LWR_EL12:
	case REG_CTRR_A_UPR_EL12:
	case REG_CTRR_B_LWR_EL12:
	case REG_CTRR_B_UPR_EL12:
	case REG_CTRR_A_CTL_EL12:
	case REG_CTRR_B_CTL_EL12:
	case REG_AGTCNTHCTL_EL21:
	case REG_AGTCNTKCTL_EL12:
	case REG_PREDAKEYLO_EL1:
	case REG_PREDAKEYHI_EL1:
	case REG_PREDBKEYLO_EL1:
	case REG_PREDBKEYHI_EL1:
	case REG_SIQ_CFG_EL1:
	case REG_AGTCNTPCTSS_EL0:
	case REG_AGTCNTVCTSS_EL0:
	case REG_AVNCR_EL2:
	case REG_ACC_CTRR_A_LWR_EL2:
	case REG_ACC_CTRR_A_UPR_EL2:
	case REG_ACC_CTRR_B_LWR_EL2:
	case REG_ACC_CTRR_B_UPR_EL2:
	case REG_ACC_CTRR_A_CTL_EL2:
	case REG_ACC_CTRR_B_CTL_EL2:
	case REG_AGTCNTPCT_EL0:
	case REG_AGTCNTVCT_EL0:
	case REG_ACFG_EL1:
	case REG_AHCR_EL2:
	case REG_APL_INTSTATUS_EL1:
	case REG_APL_INTSTATUS_EL2:
	case REG_AGTCNTHCTL_EL2:
	case REG_JAPIAKEYLO_EL2:
	case REG_JAPIAKEYHI_EL2:
	case REG_JAPIBKEYLO_EL2:
	case REG_JAPIBKEYHI_EL2:
	case REG_JAPIAKEYLO_EL1:
	case REG_JAPIAKEYHI_EL1:
	case REG_JAPIBKEYLO_EL1:
	case REG_JAPIBKEYHI_EL1:
	case REG_JAPIAKEYLO_EL12:
	case REG_JAPIAKEYHI_EL12:
	case REG_JAPIBKEYLO_EL12:
	case REG_JAPIBKEYHI_EL12:
	case REG_AGTCNTRDIR_EL2:
	case REG_AGTCNTRDIR_EL12:
	case REG_JRANGE_EL2:
	case REG_JRANGE_EL1:
	case REG_JRANGE_EL12:
	case REG_JCTL_EL2:
	case REG_JCTL_EL1:
	case REG_JCTL_EL12:
	case REG_JCTL_EL0:
	case REG_AMDSCR_EL1:
	case REG_SCTLR_EL12:
	case REG_ACTLR_EL12:
	case REG_CPACR_EL12:
	case REG_TRFCR_EL12:
	case REG_SMCR_EL12:
	case REG_TTBR0_EL12:
	case REG_TTBR1_EL12:
	case REG_TCR_EL12:
	case REG_SPSR_EL12:
	case REG_ELR_EL12:
	case REG_AFSR0_EL12:
	case REG_AFSR1_EL12:
	case REG_ESR_EL12:
	case REG_TFSR_EL12:
	case REG_FAR_EL12:
	case REG_PMSCR_EL12:
	case REG_MAIR_EL12:
	case REG_AMAIR_EL12:
	case REG_MPAM1_EL12:
	case REG_VBAR_EL12:
	case REG_CONTEXTIDR_EL12:
	case REG_SCXTNUM_EL12:
	case REG_CNTKCTL_EL12:
	case REG_CNTP_TVAL_EL02:
	case REG_CNTP_CTL_EL02:
	case REG_CNTP_CVAL_EL02:
	case REG_CNTV_TVAL_EL02:
	case REG_CNTV_CTL_EL02:
	case REG_CNTV_CVAL_EL02:
	case REG_IPI_RR_LOCAL_EL1:
	case REG_IPI_RR_GLOBAL_EL1:
	case REG_AF_ERR_CFG0:
	case REG_AP_ERR_CFG0:
	case REG_AF_ERR_SRC_IDS:
	case REG_DPC_ERR_STS:
	case REG_DPC_ERR_CTL:
	case REG_PROD_TRC_CORE_CFG_EL1:
	case REG_TRACE_CORE_CFG:
	case REG_IPI_SR:
	case REG_APL_LRTMR_EL2:
	case REG_APL_INTENABLE_EL2:
	case REG_KTRACE_MESSAGE:
	case REG_TRACE_CORE_CFG_EXT:
	case REG_PROD_TRC_CORE_CFG_EL2:
	case REG_HID_PROD_TRC_CORE_CFG_EL1:
	case REG_DBG_WRAP_GLB:
	case REG_TRACE_STREAM_BASE:
	case REG_TRACE_STREAM_FILL:
	case REG_TRACE_STREAM_BASE1:
	case REG_TRACE_STREAM_FILL1:
	case REG_TRACE_STREAM_IRQ:
	case REG_WATCHDOGDIAG0:
	case REG_WATCHDOGDIAG1:
	case REG_TRACE_AUX_CTL:
	case REG_IPI_CR:
	case REG_UTRIG_EVENT:
	case REG_HID_PROD_TRC_MASK_EL1:
	case REG_TRACE_CTL:
	case REG_TRACE_DAT:
	case REG_PROD_TRC_STRM_BASE0_GL2:
	case REG_PROD_TRC_STRM_BASE1_GL2:
	case REG_CPU_CFG:
	case REG_PBLK_STS:
	case REG_PROD_TRC_CTL_EL1:
	case REG_PROD_TRC_STRM_BASE0_GL1:
	case REG_PROD_TRC_STRM_BASE1_GL1:
	case REG_PROD_TRC_STRM_FIQ_EL1:
	case REG_CPU_OVRD:
	case REG_PBLK_EXE_ST:
	case REG_PROD_TRC_CORE_GL_CTL_GL1:
	case REG_PROD_TRC_CORE_GL_CTL_GL2:
	case REG_ACC_OVRD:
	case REG_ACC_OVRD1:
	case REG_CPM_PWRDN_CTL:
	case REG_PROD_TRC_BUF_RESTORE0_GL1:
	case REG_PROD_TRC_BUF_RESTORE1_GL1:
	case REG_PROD_TRC_EN_GL1:
	case REG_PRE_LLCFLUSH_TMR:
	case REG_BIUINTFCTL_CFG:
	case REG_BIUINTFWRR_CFG:
	case REG_PRE_TD_TMR:
	case REG_ACC_SLP_WAKE_UP_TMR:
	case REG_PBLK_PSW_DLY:
	case REG_CPU_STS:
	case REG_HIST_TRIG:
	case REG_PROD_TRC_BUF_RESTORE0_GL2:
	case REG_PROD_TRC_BUF_RESTORE1_GL2:
	case REG_PROD_TRC_STRM_FILL0_EL1:
	case REG_PROD_TRC_STRM_FILL1_EL1:
	case REG_ARRAY_INDEX:
	case REG_PROD_TRC_CTL_EL2:
	case REG_PROD_TRC_EN_GL2:
	case REG_PROD_TRC_STRM_FIQ_EL2:
	case REG_PROD_TRC_CPMU_DUMP_TRIG_EL1:
	case REG_PROD_LOSS_COUNT_EL1:
	case REG_SW_TRACE_DATA_EL0:
	case REG_IL1_DATA0:
	case REG_IL1_DATA1:
	case REG_DL1_DATA0:
	case REG_DL1_DATA1:
	case REG_MMUDATA0:
	case REG_MMUDATA1:
	case REG_DL1_DATA2:
	case REG_IL1_DATA2:
	case REG_LLC_DATA0:
	case REG_LLC_DATA1:
	case REG_SCTLR_EL3:
	case REG_ACTLR_EL3:
	case REG_SCR_EL3:
	case REG_SDER32_EL3:
	case REG_CPTR_EL3:
	case REG_MDCR_EL3:
	case REG_TTBR0_EL3:
	case REG_TCR_EL3:
	case REG_SPSR_EL3:
	case REG_ELR_EL3:
	case REG_SP_EL2:
	case REG_AFSR0_EL3:
	case REG_AFSR1_EL3:
	case REG_ESR_EL3:
	case REG_TFSR_EL3:
	case REG_FAR_EL3:
	case REG_MAIR_EL3:
	case REG_AMAIR_EL3:
	case REG_MPAM3_EL3:
	case REG_VBAR_EL3:
	case REG_RVBAR_EL3:
	case REG_RMR_EL3:
	case REG_ICC_CTLR_EL3:
	case REG_ICC_SRE_EL3:
	case REG_ICC_IGRPEN1_EL3:
	case REG_TPIDR_EL3:
	case REG_SCXTNUM_EL3:
	case REG_MMU_ERR_STS:
	case REG_AFSR1_GL1:
	case REG_AFSR1_GL2:
	case REG_AFSR1_GL12:
	case REG_BP_OBJC_ADR_EL1:
	case REG_BP_OBJC_CTL_EL1:
	case REG_SP_GL11:
	case REG_MMU_SESR_EL2:
	case REG_SPRR_CONFIG_EL1:
	case REG_HPFAR_GL2:
	case REG_GXF_CONFIG_EL1:
	case REG_AMRANGE_EL21:
	case REG_GXF_CONFIG_EL2:
	case REG_SPRR_UPERM_EL0:
	case REG_SPRR_PPERM_EL1:
	case REG_SPRR_PPERM_EL2:
	case REG_APGAKEYLO_EL12:
	case REG_APGAKEYHI_EL12:
	case REG_KERNKEYLO_EL12:
	case REG_KERNKEYHI_EL12:
	case REG_AFPCR_EL0:
	case REG_SP_GL22:
	case REG_AMXIDR_EL1:
	case REG_SPRR_HUMPRR_EL21:
	case REG_SPRR_PMPRR_EL1:
	case REG_SPRR_PMPRR_EL2:
	case REG_SPRR_HUPERM_SH01_EL21:
	case REG_SPRR_HUPERM_SH02_EL21:
	case REG_SPRR_HUPERM_SH03_EL21:
	case REG_SPRR_HUPERM_SH04_EL21:
	case REG_SPRR_HUPERM_SH05_EL21:
	case REG_SPRR_HUPERM_SH06_EL21:
	case REG_SPRR_HUPERM_SH07_EL21:
	case REG_SPRR_PPERM_SH01_EL1:
	case REG_SPRR_PPERM_SH02_EL1:
	case REG_SPRR_PPERM_SH03_EL1:
	case REG_SPRR_PPERM_SH04_EL1:
	case REG_SPRR_PPERM_SH05_EL1:
	case REG_SPRR_PPERM_SH06_EL1:
	case REG_SPRR_PPERM_SH07_EL1:
	case REG_SPRR_PPERM_SH01_EL2:
	case REG_SPRR_PPERM_SH02_EL2:
	case REG_SPRR_PPERM_SH03_EL2:
	case REG_SPRR_PPERM_SH04_EL2:
	case REG_SPRR_PPERM_SH05_EL2:
	case REG_SPRR_PPERM_SH06_EL2:
	case REG_SPRR_PPERM_SH07_EL2:
	case REG_SPRR_PMPRR_EL12:
	case REG_SPRR_PPERM_SH01_EL12:
	case REG_SPRR_PPERM_SH02_EL12:
	case REG_SPRR_PPERM_SH03_EL12:
	case REG_SPRR_PPERM_SH04_EL12:
	case REG_SPRR_PPERM_SH05_EL12:
	case REG_SPRR_PPERM_SH06_EL12:
	case REG_SPRR_PPERM_SH07_EL12:
	case REG_APIAKEYLO_EL12:
	case REG_APIAKEYHI_EL12:
	case REG_APIBKEYLO_EL12:
	case REG_APIBKEYHI_EL12:
	case REG_APDAKEYLO_EL12:
	case REG_APDAKEYHI_EL12:
	case REG_APDBKEYLO_EL12:
	case REG_APDBKEYHI_EL12:
	case REG_CURRENTG:
	case REG_GXF_ENTRY_EL1:
	case REG_GXF_PABENTRY_EL1:
	case REG_ASPSR_EL1:
	case REG_ADSPSR_EL0:
	case REG_PMCR1_GL2:
	case REG_ASPSR_EL2:
	case REG_PMCR1_GL1:
	case REG_VBAR_GL12:
	case REG_SPSR_GL12:
	case REG_ASPSR_GL12:
	case REG_ESR_GL12:
	case REG_ELR_GL12:
	case REG_FAR_GL12:
	case REG_SP_GL1:
	case REG_TPIDR_GL1:
	case REG_VBAR_GL1:
	case REG_SPSR_GL1:
	case REG_ASPSR_GL1:
	case REG_ESR_GL1:
	case REG_ELR_GL1:
	case REG_FAR_GL1:
	case REG_SP_GL2:
	case REG_TPIDR_GL2:
	case REG_VBAR_GL2:
	case REG_SPSR_GL2:
	case REG_ASPSR_GL2:
	case REG_ESR_GL2:
	case REG_ELR_GL2:
	case REG_FAR_GL2:
	case REG_GXF_ENTRY_EL2:
	case REG_GXF_PABENTRY_EL2:
	case REG_APCTL_EL2:
	case REG_APSTS_EL2:
	case REG_APSTS_EL1:
	case REG_KERNKEYLO_EL2:
	case REG_KERNKEYHI_EL2:
	case REG_ASPSR_EL12:
	case REG_APIAKEYLO_EL2:
	case REG_APIAKEYHI_EL2:
	case REG_APIBKEYLO_EL2:
	case REG_APIBKEYHI_EL2:
	case REG_APDAKEYLO_EL2:
	case REG_APDAKEYHI_EL2:
	case REG_APDBKEYLO_EL2:
	case REG_APDBKEYHI_EL2:
	case REG_APGAKEYLO_EL2:
	case REG_APGAKEYHI_EL2:
	case REG_SPRR_CONFIG_EL2:
	case REG_SPRR_AMRANGE_EL2:
	case REG_VMKEYLO_EL2:
	case REG_VMKEYHI_EL2:
	case REG_MMU_SFAR_EL2:
	case REG_APSTS_EL12:
	case REG_APCTL_EL12:
	case REG_GXF_CONFIG_EL12:
	case REG_GXF_ENTRY_EL12:
	case REG_GXF_PABENTRY_EL12:
	case REG_SPRR_CONFIG_EL12:
	case REG_SPRR_AMRANGE_EL12:
	case REG_MMU_SESR_CTL_EL2:
	case REG_SPRR_PPERM_EL12:
	case REG_CNTPS_TVAL_EL1:
	case REG_CNTPS_CTL_EL1:
	case REG_CNTPS_CVAL_EL1:
	case REG_PSTATE_SPSEL:
	case REG_PWRDNSAVE0:
	case REG_NRG_ACC_CTL:
	case REG_AON_CNT0:
	case REG_CPU_CNT0:
	case REG_UPMCR0_EL1:
	case REG_UPMC8:
	case REG_AON_CNT8:
	case REG_PWRDNSAVE1:
	case REG_CORE_NRG_ACC_DAT:
	case REG_AON_CNT_CTL0:
	case REG_CPU_CNT_CTL0:
	case REG_UPMESR0_EL1:
	case REG_UPMC9:
	case REG_AON_CNT_CTL8:
	case REG_ACC_PWR_DN_SAVE:
	case REG_CPM_NRG_ACC_DAT:
	case REG_AON_CNT1:
	case REG_CPU_CNT1:
	case REG_UPMSWCTRL_EL1:
	case REG_UPMC10:
	case REG_AON_CNT9:
	case REG_CORE_SRM_NRG_ACC_DAT:
	case REG_AON_CNT_CTL1:
	case REG_CPU_CNT_CTL1:
	case REG_UPMECM0_EL1:
	case REG_UPMC11:
	case REG_AON_CNT_CTL9:
	case REG_AON_CNT_CTL:
	case REG_CPM_SRM_NRG_ACC_DAT:
	case REG_AON_CNT2:
	case REG_CPU_CNT2:
	case REG_UPMECM1_EL1:
	case REG_UPMC12:
	case REG_AON_CNT10:
	case REG_CPU_CNT_CTL:
	case REG_AON_CNT_CTL2:
	case REG_CPU_CNT_CTL2:
	case REG_UPMPCM_EL1:
	case REG_UPMC13:
	case REG_AON_CNT_CTL10:
	case REG_AON_CNT3:
	case REG_CPU_CNT3:
	case REG_UPMSR_EL1:
	case REG_UPMC14:
	case REG_AON_CNT11:
	case REG_AON_CNT_CTL3:
	case REG_CPU_CNT_CTL3:
	case REG_UPMC0:
	case REG_UPMC15:
	case REG_AON_CNT_CTL11:
	case REG_AON_CNT4:
	case REG_CPU_CNT4:
	case REG_UPMC1:
	case REG_UPMECM2_EL1:
	case REG_AON_CNT_CTL4:
	case REG_CPU_CNT_CTL4:
	case REG_UPMC2:
	case REG_UPMECM3_EL1:
	case REG_AON_CNT5:
	case REG_CPU_CNT5:
	case REG_UPMC3:
	case REG_UPMCR1_EL1:
	case REG_AON_CNT_CTL5:
	case REG_CPU_CNT_CTL5:
	case REG_UPMC4:
	case REG_UPMESR1_EL1:
	case REG_AON_CNT6:
	case REG_CPU_CNT6:
	case REG_UPMC5:
	case REG_AON_CNT_CTL6:
	case REG_CPU_CNT_CTL6:
	case REG_UPMC6:
	case REG_AON_CNT7:
	case REG_CPU_CNT7:
	case REG_UPMC7:
	case REG_AON_CNT_CTL7:
	case REG_CPU_CNT_CTL7:
		return true;
	default:
		return false;
	}
}