summaryrefslogtreecommitdiff
path: root/arch/arm64/il_macros.h
blob: dfac029d3237681f57025698fcd5055b50f57d8c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
/*
  generally:
  macros that end in "_O" operate on operands
  macros that start with "IL" construct BNIL expressions
*/

/* construct IL from a register id, immediate */
#define ILREG(R)           il.Register(get_register_size(R), (R))
#define ILSETREG(R, VALUE) IS_ZERO_REG(R) ? (VALUE) : il.SetRegister(get_register_size(R), (R), (VALUE))
#define ILCONST(SZ, VAL)   il.Const((SZ), (VAL))

/* helpers given a register id */
#define REGSZ(R)      get_register_size(R) /* units: BYTES */
#define IS_W_REG(R)   ((R) >= REG_W0 && (R) <= REG_W31)
#define IS_X_REG(R)   ((R) >= REG_X0 && (R) <= REG_X31)
#define IS_V_REG(R)   ((R) >= REG_V0 && (R) <= REG_V31)
#define IS_Z_REG(R)   ((R) >= REG_Z0 && (R) <= REG_Z31)
#define IS_P_REG(R)   ((R) >= REG_P0 && (R) <= REG_P15)
#define IS_ZERO_REG(R) ((R) == REG_XZR || (R) == REG_WZR)
#define IS_SVE_REG(R) (IS_Z_REG(R) || IS_P_REG(R))

/* access stuff from operands */
#define IMM_O(O)   (O).immediate
#define REG_O(O)   (O).reg[0]
#define REGSZ_O(O) get_register_size(REG_O(O)) /* units: BYTES */

/* construct IL from an InstructionOperand */
#define ILREG_O(O)           ExtractRegister(il, O, 0, REGSZ_O(O), false, REGSZ_O(O))
#define ILSETREG_O(O, VALUE) IS_ZERO_REG(REG_O(O)) ? (VALUE) : il.SetRegister(REGSZ_O(O), REG_O(O), (VALUE))
#define ILADDREG_O(O, VALUE) il.Add(REGSZ_O(O), ILREG_O(O), (VALUE))
#define ILCONST_O(SZ, O)     ExtractImmediate(il, (O), SZ)

/* determine stuff from operands */
#define IS_ASIMD_O(O) ((O).operandClass == REG && IS_V_REG(REG_O(O)))
#define IS_SVE_O(O)   ((O).operandClass == REG && IS_SVE_REG(REG_O(O)))

/* misc */
#define SETFLAGS (GetFlagWriteTypeForEffect(instr.setflags))
#define ONES(N)  (-1ULL >> (64 - (N)))
#define ABORT_LIFT \
	{ \
		il.AddInstruction(il.Unimplemented()); \
		break; \
	}