summaryrefslogtreecommitdiff
path: root/arch/x86/test_lifting.py
blob: 6576b87728d4c4a7985b9481636aa88bcd2dcdd0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
#!/usr/bin/env python

tests_interrupts = [
    (b"\xcd\x00", "LLIL_TRAP(0)"),  # int 0
    (b"\xcd\x01", "LLIL_TRAP(1)"),  # int 1
    (b"\xcd\x02", "LLIL_TRAP(2)"),  # int 2
    (b"\xcd\x03", "LLIL_TRAP(3)"),  # int 3
    (b"\xcd\x04", "LLIL_TRAP(4)"),  # int 4
    (b"\xcd\x05", "LLIL_TRAP(5)"),  # int 5
    (b"\xcd\x06", "LLIL_TRAP(6)"),  # int 6
    (b"\xcd\x07", "LLIL_TRAP(7)"),  # int 7
    (b"\xcd\x08", "LLIL_TRAP(8)"),  # int 8
    (b"\xcd\x09", "LLIL_TRAP(9)"),  # int 9
    (b"\xcd\x0A", "LLIL_TRAP(10)"),  # int 10
    (b"\xcd\x0B", "LLIL_TRAP(11)"),  # int 11
    (b"\xcd\x0C", "LLIL_TRAP(12)"),  # int 12
    (b"\xcd\x0D", "LLIL_TRAP(13)"),  # int 13
    (b"\xcd\x0E", "LLIL_TRAP(14)"),  # int 14
    (b"\xcd\x0F", "LLIL_TRAP(15)"),  # int 15
    (b"\xcd\x29", "LLIL_TRAP(13)"),  # int 0x29 is lifted as TRAP_GPF
    (b"\xcd\x80", "LLIL_SYSCALL()"),  # int 0x80 is syscall on Linux
]

tests_basics = [
    # nop
    (b"\x90", "LLIL_NOP()"),
]

tests_movd = [
    # vmovd eax, xmm0
    (b"\xC5\xF9\x7E\xC0", "LLIL_SET_REG.d(eax,LLIL_REG.d(xmm0))"),
    # MOVD mm0, ecx
    (b"\x0F\x6E\xC1", "LLIL_SET_REG.q(mm0,LLIL_ZX.q(LLIL_REG.d(ecx)))"),
    # MOVD mm0, [ebx]
    (
        b"\x67\x0F\x6E\x03",
        "LLIL_SET_REG.q(mm0,LLIL_ZX.q(LLIL_LOAD.d(LLIL_REG.q(ebx))))",
    ),
    # MOVD ecx, mm0
    (b"\x0F\x7E\xC1", "LLIL_SET_REG.d(ecx,LLIL_REG.d(mm0))"),
    # MOVD [ebx], mm0
    (b"\x67\x0F\x7E\x03", "LLIL_STORE.d(LLIL_REG.q(ebx),LLIL_REG.d(mm0))"),
    # MOVD xmm0, ecx
    (b"\x66\x0F\x6E\xC1", "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_REG.d(ecx)))"),
    # MOVD xmm0, [ebx]
    (
        b"\x67\x66\x0F\x6E\x03",
        "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_LOAD.d(LLIL_REG.q(ebx))))",
    ),
    # MOVD ecx, xmm0
    (b"\x66\x0F\x7E\xC1", "LLIL_SET_REG.d(ecx,LLIL_REG.d(xmm0))"),
    # MOVD [ebx], xmm0
    (b"\x67\x66\x0F\x7E\x03", "LLIL_STORE.d(LLIL_REG.q(ebx),LLIL_REG.d(xmm0))"),
    # MOVQ mm0, rcx
    (b"\x48\x0F\x6E\xC1", "LLIL_SET_REG.q(mm0,LLIL_REG.q(rcx))"),
    # MOVQ mm0, [rbx]
    (b"\x0F\x6F\x03", "LLIL_SET_REG.q(mm0,LLIL_LOAD.q(LLIL_REG.q(rbx)))"),
    # MOVQ rcx, mm0
    (b"\x48\x0F\x7E\xC1", "LLIL_SET_REG.q(rcx,LLIL_REG.q(mm0))"),
    # MOVQ [rbx], mm0
    (b"\x0F\x7F\x03", "LLIL_STORE.q(LLIL_REG.q(rbx),LLIL_REG.q(mm0))"),
    # MOVQ xmm0, rcx
    (b"\x66\x48\x0F\x6E\xC1", "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_REG.q(rcx)))"),
    # MOVQ xmm0, [rbx]
    (
        b"\xF3\x0F\x7E\x03",
        "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_LOAD.q(LLIL_REG.q(rbx))))",
    ),
    # MOVQ rcx, xmm0
    (b"\x66\x48\x0F\x7E\xC1", "LLIL_SET_REG.q(rcx,LLIL_REG.q(xmm0))"),
    # MOVQ [rbx], xmm0
    (b"\x66\x0F\xD6\x03", "LLIL_STORE.q(LLIL_REG.q(rbx),LLIL_REG.q(xmm0))"),
    # VMOVD xmm0, ecx
    (b"\xC5\xF9\x6E\xC1", "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_REG.d(ecx)))"),
    # VMOVD xmm0, [ebx]
    (
        b"\x67\xC5\xF9\x6E\x03",
        "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_LOAD.d(LLIL_REG.q(ebx))))",
    ),
    # VMOVD ecx, xmm0
    (b"\xC5\xF9\x7E\xC1", "LLIL_SET_REG.d(ecx,LLIL_REG.d(xmm0))"),
    # VMOVD [ebx], xmm0
    (b"\x67\xC5\xF9\x7E\x03", "LLIL_STORE.d(LLIL_REG.q(ebx),LLIL_REG.d(xmm0))"),
    # VMOVQ xmm0, rcx
    (b"\xC4\xE1\xF9\x6E\xC1", "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_REG.q(rcx)))"),
    # VMOVQ xmm0, [rbx]
    (
        b"\xC5\xFA\x7E\x03",
        "LLIL_SET_REG.o(xmm0,LLIL_ZX.o(LLIL_LOAD.q(LLIL_REG.q(rbx))))",
    ),
    # VMOVQ rcx, xmm0
    (b"\xC4\xE1\xF9\x7E\xC1", "LLIL_SET_REG.q(rcx,LLIL_REG.q(xmm0))"),
    # VMOVQ [rbx], xmm0
    (b"\xC5\xF9\xD6\x03", "LLIL_STORE.q(LLIL_REG.q(rbx),LLIL_REG.q(xmm0))"),
    # MOVDIRI [ebx], ecx
    (b"\x67\x0F\x38\xF9\x0B", "LLIL_STORE.d(LLIL_REG.q(ebx),LLIL_REG.d(ecx))"),
    # MOVDIRI [rbx], rcx
    (b"\x48\x0F\x38\xF9\x0B", "LLIL_STORE.q(LLIL_REG.q(rbx),LLIL_REG.q(rcx))"),
    # MOVDIR64B rcx, [rbx]
    (
        b"\x66\x0F\x38\xF8\x0B",
        "LLIL_INTRINSIC([temp0],_movdir64b,[LLIL_REG.q(rcx),LLIL_LOAD?(LLIL_REG.q(rbx)),LLIL_REG.q(rcx)]); LLIL_STORE?(LLIL_REG.q(rcx),LLIL_REG?(temp0))",
    ),
]

test_shiftx = [
    (b'\xc4\xe2\x4b\xf7\xc0', 'LLIL_SET_REG.d(eax,LLIL_LSR.d(LLIL_REG.d(eax),LLIL_REG.d(esi)))'), # shrx eax, eax, esi
    (b'\xc4\xe2\x49\xf7\xc0', 'LLIL_SET_REG.d(eax,LLIL_LSL.d(LLIL_REG.d(eax),LLIL_REG.d(esi)))'), # shlx eax, eax, esi
    (b'\xc4\xe2\x4a\xf7\xc0', 'LLIL_SET_REG.d(eax,LLIL_ASR.d(LLIL_REG.d(eax),LLIL_REG.d(esi)))'), # sarx eax, eax, esi
    (b'\xc4\xe3\x7b\xf0\xc0\x05', 'LLIL_SET_REG.d(eax,LLIL_ROR.d(LLIL_REG.d(eax),LLIL_CONST.d(0x5)))'), # rorx eax, eax, 5
]

test_cases = tests_interrupts + tests_basics + tests_movd + test_shiftx

import re
import sys
import binaryninja
from binaryninja import binaryview
from binaryninja import lowlevelil
from binaryninja.enums import LowLevelILOperation


def il2str(il):
    sz_lookup = {1: ".b", 2: ".w", 4: ".d", 8: ".q", 16: ".o"}
    if isinstance(il, lowlevelil.LowLevelILInstruction):
        size_code = sz_lookup.get(il.size, "?") if il.size else ""
        flags_code = (
            "" if not hasattr(il, "flags") or not il.flags else "{%s}" % il.flags
        )
        # print size-specified IL constants in hex
        if (
            il.operation
            in [LowLevelILOperation.LLIL_CONST, LowLevelILOperation.LLIL_CONST_PTR]
            and il.size
        ):
            tmp = il.operands[0]
            if tmp < 0:
                tmp = (1 << (il.size * 8)) + tmp
            tmp = "0x%X" % tmp if il.size else "%d" % il.size
            return "LLIL_CONST%s(%s)" % (size_code, tmp)
        else:
            return "%s%s%s(%s)" % (
                il.operation.name,
                size_code,
                flags_code,
                ",".join([il2str(o) for o in il.operands]),
            )
    elif isinstance(il, list):
        return "[" + ",".join([il2str(x) for x in il]) + "]"
    else:
        return str(il)


# TODO: make this less hacky
def instr_to_il(data):
    platform = binaryninja.Platform["linux-x86_64"]
    # make a pretend function that returns
    bv = binaryview.BinaryView.new(data)
    bv.add_function(0, plat=platform)
    assert len(bv.functions) == 1

    result = []
    for block in bv.functions[0].lifted_il:
        for il in block:
            result.append(il2str(il))
    result = "; ".join(result)

    try:
        result = result[0 : result.rindex("; LLIL_UNDEF{none}()")]
    except:
        pass

    try:
        result = result[0 : result.rindex("; LLIL_UNDEF()")]
    except:
        pass

    return result


def il_str_to_tree(ilstr):
    result = ""
    depth = 0
    for c in ilstr:
        if c == "(":
            result += "\n"
            depth += 1
            result += "    " * depth
        elif c == ")":
            depth -= 1
        elif c == ",":
            result += "\n"
            result += "    " * depth
            pass
        else:
            result += c
    return result


def test_all():
    for test_i, (data, expected) in enumerate(test_cases):
        actual = instr_to_il(data)
        if actual != expected:
            print("MISMATCH AT TEST %d!" % test_i)
            print("\t   input: %s" % data.hex())
            print("\texpected: %s" % expected)
            print("\t  actual: %s" % actual)
            print("\t    tree:")
            print(il_str_to_tree(actual))

            return False

    return True


if __name__ == "__main__":
    if test_all():
        print("success!")
        sys.exit(0)
    else:
        sys.exit(-1)

if __name__ == "test_lifting":
    if test_all():
        print("success!")