summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2025-07-03Fix compilation with newer clang/gcc versionsJosh Ferrell
2025-07-03arm/thumb: signal that returns can switch archRyan Snyder
2025-07-02Fix mips tests failing to build on arm64 linuxMason Reed
2025-07-02Fix thumb2 lifting to prevent temp reg spillover for post dec stm instruction.Brian Potchik
2025-07-02[mips] Merges PR https://github.com/Vector35/binaryninja-api/pull/6311: MIPS ...kat
2025-07-02Fix misc warnings in PPC disassemblerMason Reed
2025-06-30[powerpc] Adjust default decoding modes in disassembler.cpp to improve covera...Galen Williamson
2025-06-30[x86] Fixes #6628: "sysret should be considered a terminator #6628" by liftin...Galen Williamson
2025-06-29[powerpc] Full merge of PowerPC disassembler PRs, including:Galen Williamson
2025-06-25Fix cxx20 compiler warnings.Alexander Taylor
2025-06-25Update CXX_STANDARD to 20.Alexander Taylor
2025-06-25Remove implicit conversions from Confidence to underlying type, these can cau...Rusty Wagner
2025-06-09[thumb2] Converted MSR system registers into enumGalen Williamson
2025-06-09WIP improve thumb2 MSR liftingGalen Williamson
2025-06-09[thumb2] add intrinsics for rbit and clz instructionsGalen Williamson
2025-06-02Add IL for thumb2 CP instructionsjonathanzetier
2025-06-02Update README.mdjonathanzetier
2025-06-02ARM64 disassembler: fix MSVC compilationjustanotheranonymoususer
2025-05-28PR #6757: prefer fp, lr for x29, x30yrp
2025-05-28Revert "Fix compilation with MSVC: arm64/disassembler/decode_scratchpad.c"Galen Williamson
2025-05-27Update decode_scratchpad.cjustanotheranonymoususer
2025-05-27Fix compilation with MSVC: arm64/disassembler/decode_scratchpad.cjustanotheranonymoususer
2025-05-13[yasm] Fix warning for use of deprecated FindPythonGlenn Smith
2025-05-13[CMake] Report compatibility with 3.15 to silence deprecation warningsGlenn Smith
2025-05-12[Rust] Remove `NonSSAVariant` bound from `LowLevelILFunction`Mason Reed
2025-05-12[Rust] Remove unneeded mut from Architecture trait signaturesMason Reed
2025-05-12[Rust] Support SSA form properly in low level ILMason Reed
2025-05-12[Rust] Remove Architecture trait bound on LLIL related structuresMason Reed
2025-05-12[Rust] Pretty print LLIL sub expressionsMason Reed
2025-04-28[thumb2] correctly set flags for mov{s} and mvn{s} instruction variants with ...Galen Williamson
2025-04-24mips: fix mips32 linux-syscall cc stack behaviorRyan Snyder
2025-04-14[powerpc] Fix incorrect disassembly of LIS, ADDIS, ANDI, ANDIS; add assembly ...Galen Williamson
2025-04-09[aarch64] add lifting for B.NV instruction, fix branch generation for B.AL an...Galen Williamson
2025-04-09[aarch64] add lifting for B.AL instructionGalen Williamson
2025-04-09[mips] always show 0 offset in MIPS operands using Register + Offset Addressi...Galen Williamson
2025-04-09Fix capitalization of AArch64.Alexander Taylor
2025-04-08[aarch64] remove "unknown hint" warningGalen Williamson
2025-04-08[aarch64] lift all LD[1-4]R? and ST[1-4] opcodes, lift ST/LDCLR, ST/LDEOR, ST...Galen Williamson
2025-04-08Omit the branch when lifting xabortBrandon Miller
2025-04-01[aarch64] use static var to avoid recreation of sysregs vectorGalen Williamson
2025-03-31[aarch64] Updating Aarch64 system registers to 2024-12 spec, fix MSR/MRS lift...Galen Williamson
2025-03-28missed the older dates!Jordan Wiens
2025-03-28belated copyright year updateJordan Wiens
2025-03-24Fix extern ptr corercion for R_MIPS_HIGHEST/HIGHERBrandon Miller
2025-03-21fix x86 settings text and use proper raw string markerJordan Wiens
2025-03-19Register relocation handlers for KCView typekat
2025-03-06ARMv7: Fix lifting of instructions that use register-shifted registersJosh Ferrell
2025-03-06ARMv7: update test_lift.py and test.pyJosh Ferrell
2025-03-06ARMv7: Add support for register-shifted registersJosh Ferrell
2025-02-13Add licensing check for Rust codeMason Reed